Citation :

Mummareddy Ramya Krishna, B. Ramana Kumar, 2023. "Design and Analysis of RADIX-8 Based 32-bit Pipelined Multiplier" ESP International Journal of Communication Engineering & Electronics Technology (ESP- IJCEET)  Volume 1, Issue 2 : 12-19

.

Abstract :

     In microprocessors, microcontrollers, and signal processing applications, arithmetic operations are essential. Digital Signal Processing (DSP) modules such as Infinite Impulse Response (IIR) filters, Finite Impulse Response (FIR) filters, Discrete Fourier Transform (DFT), Fast Fourier Transform (FFT), Discrete Cosine Transform (DCT), and others frequently employ the multiplication operation. The main issue in multiplier design is to reduce power dissipation while enhancing performance. Different logic combinations are utilized in power reduction strategies like Recoding (RADIX-8 Modified Booth Encoding (MBE) structure) to generate Partial Product Rows (PPRs), which are employed in modified pipelined multipliers. For addition between produced PPRs, two addition algorithms are used: sequential based CLA and tree based carry Look-a-head Adder (CLA). When comparing the performance of the RADIX-8 pipelined multiplier with the above-mentioned methodologies to the RADIX-4 pipelined multiplier that is currently in use, the updated method produces a significant, somewhat crucial path latency, area, and power consumption reduction. FPGA technology is used in XILINX 14.7 to implement modified design.FC320-5 XC3S500E.

References :

[1] SmrutiBokade, PravinDakhole, “CLA based 32-Bit Signed Pipelined Multiplier,” International Conference on Communication and Signal Processing, April 6-8, 2016, India.
[2] Abdullah-Al-Kafi, Atul Rahman, Bushra Mahjabeen, Mahmudur Rahman, “An Efficient Design Of FSM Based 32-Bit Unsigned   High- Speed Pipelined Multiplier Using   Verilog HDL” 8th International Conference on    Electrical and Computer Engineering, DOI 10.1109/ICECE.2014.7027026, Dec2014.
[3] Qingzheng LI, Guixuan LIANG, Amine BERMAK, “A High Speed 32-Bit Signed/Unsigned Pipelined Multiplier,” Fifth IEEE International Symposium on Electronic Design, Test and Applications, DOI 10.1109/DELTA.2010.10, Jan2010 
[4] Shiann-RongKuang, Jiun-Ping Wang, Cang-Yuan Guo, “Modified Booth Multipliers With a Regular Partial Product Array” IEEE Transactions on Circuits and Systems, DOI 10.1109/TCSII.2009.2019334, Vol56, Issue 5, May2009.
[5] Huang Z. J., Ercegovac M. D., Cater J, “High-performance low-power left-to-right array multiplier design” IEEE Transactions on Computers, DOI 10.1109/TC.2005.51, Vol 54, Issue 3, March 2005.
[6] Wen-Chang Yeh, Chein-Wei Jen, “High-Speed Booth Encoded Parallel Multiplier Design,” IEEE Transactions on Computers, DOI 10.1109/12.863039, Vol49, Issue 7, July 2000.
[7] Rahul D Kshirsagar, Aishwarya.E.V, AhireShashank Vishwanath, P Jayakrishnan, “Implementation of Pipelined Booth Encoded Wallace Tree Multiplier Architecture” 2013 International Conference on Green Computing, Communication and Conservation of Energy (ICGCE), DOI 10.1109/ICGCE.2013.6823428, Dec2013.
[8] Vijayalakshmi, R. Seshadri, Dr. S. Ramakrishnan, Design And Imple-mentation Of 32-Bit Unsigned Multiplier Using CLAA And CSLA International Conference on Emerging Trends in VLSI, Embedded System, Nano Electronics and Telecommunication System, DOI 10.1109/ICEVENT.2013.6496579, Jan2013.
[9] Soniya, Suresh Kumar, “A Review of Different Type of Multipliers and Muliplier Accumulator Unit”, International Journal of Emerging Trends and Technology in Computer Science, Vol. 2 No. 4, August 2013.
[10] J.A. Hidalgo, V. Moreno-Vergara, O. Oballe, A. Daza, M.J. Martn-Vzquez, A. Gago, “A RADIX-8 multiplier unit design for specific purpose,”.
[11] MULTIPLIERS, BOOTH MULTIPLIERS pp[13-21], http://users.encs.concordia.ca/asim/COEN 6501/Lecture Notes/L3 Notes.pdf.
[12] BOOTH MULTIPLIER, pp[3-8], http://vlsiip.com/download/booth.pdf

Keywords :

     Pipelined Multiplier, RADIX-8 MBE, Partial Products Generation, Sequential and Tree Based CLA Addition.