Citation :

M.Sowmiya, D.Ajitha, 2023. "An Efficient Cube Stripper Based Logic Locking Technique for Digital Circuits" ESP International Journal of Communication Engineering & Electronics Technology (ESP- IJCEET)  Volume 1, Issue 3 : 16-22

.

Abstract :

        The continuous evolution of integrated circuits and their deployment in critical applications demand robust security mechanisms to safeguard sensitive data and intellectual property. Logic locking techniques have emerged as a prominent approach to protect circuits from unauthorized access and intellectual property theft. However, the increasing sophistication of attacks against these logic locking mechanisms necessitates innovative defenses. This project introduces a novel Cube Stripping-based Functional Analysis Attack (FALL attack) targeting state-of-the-art Logic Locking algorithms. We present the methodology and results of our research, highlighting the success of our proposed approach in breaching the security of circuits locked with Cube Strip Secure Function Logic Locking (SFLL), currently recognized as the only combinational locking algorithm resilient to all known attacks.

References :

[1] Chakraborty, Prabuddha; Cruz, Jonathan; Bhunia, Swarup (2019). [IEEE 2019 IEEE International Symposium on Hardware Oriented Security and Trust (HOST) - McLean, VA, USA (2019.5.5-2019.5.10)] 2019 IEEE International Symposium on Hardware Oriented Security and Trust (HOST) - SURF: Joint Structural Functional Attack on Logic Locking. , (), 181–190
[2] Ji, De-Xuan; Chiang, Hsiao-Yu; Lin, Chia-Chun; Wu, Chia-Cheng; Chen, Yung-Chih; Wang, Chun-Yao (2019). [IEEE 2019 32nd IEEE International System-on-Chip Conference (SOCC) - Singapore (2019.9.3-2019.9.6)] 2019 32nd IEEE International System-on-Chip Conference (SOCC) - A Glitch Key-Gate for Logic Locking. , (), 74–79.
[3] Usui, Takayuki; Behrends, Reimer; Evans, Jacob; Smaragdakis, Yannis (2009). [IEEE 2009 18th International Conference on Parallel Architectures and Compilation Techniques (PACT) - Raleigh, North Carolina, USA (2009.09.12-2009.09.16)] 2009 18th International Conference on Parallel Architectures and Compilation Techniques - Adaptive Locks: Combining Transactions and Locks for Efficient Concurrency. , (), 3–14.
[4] Nejat, Arash; Kazemi, Zahra; Beroulle, Vincent; Hely, David; Fazeli, Mahdi (2019). [IEEE 2019 IEEE 4th International Verification and Security Workshop (IVSW) - Rhodes Island, Greece (2019.7.1-2019.7.3)] 2019 IEEE 4th International Verification and Security Workshop (IVSW) - Restricting Switching Activity Using Logic Locking to Improve Power Analysis-Based Trojan Detection. , (), 49–54.
[5] Shamsi, Kaveh; Meade, Travis; Li, Meng; Z.Pan, David; Jin, Yier (2018). On the Approximation Resiliency of Logic Locking and IC Camouflaging Schemes. IEEE Transactions on Information Forensics and Security, (), 1–1.
[6] Chan-Hong Park, ; Jin Wook Kim, ; Beomsup Kim, (2000). [IEEE Second IEEE Asia Pacific Conference on ASICs AP-ASIC 2000 - Cheju, South Korea (28-30 Aug. 2000)] Proceedings of Second IEEE Asia Pacific Conference on ASICs. AP-ASIC 2000 (Cat. No.00EX434) - A 1.8-GHz self-calibrated phase-locked loop with precise I/Q matching. , (),
[7] Chakraborty, Abhishek; Jayasankaran, Nithyashankari Gummidipoondi; Liu, Yuntao; Rajendran, Jeyavijayan; Sinanoglu, Ozgur; Srivastava, Ankur; Xie, Yang; Yasin, Muhammad; Zuzak, Michael (2019). Keynote: A Disquisition on Logic Locking. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, (), 1–1.
[8] Karousos, Nikolaos; Pexaras, Konstantinos; Karybali, Irene G.; Kalligeros, Emmanouil (2017). [IEEE 2017 IEEE 23rd International Symposium on On-Line Testing and Robust System Design (IOLTS) - Thessaloniki, Greece (2017.7.3-2017.7.5)] 2017 IEEE 23rd International Symposium on On-Line Testing and Robust System Design (IOLTS) - Weighted logic locking: A new approach for IC piracy protection. , (), 221–226.
[9] Sirone, Deepak; Subramanyan, Pramod (2020). Functional Analysis Attacks on Logic Locking. IEEE Transactions on Information Forensics and Security, 15(), 2514–2527.
[10] Ayush Jain;M Tanjidur Rahman;Ujjwal Guin; (2020). ATPG-Guided Fault Injection Attacks on Logic Locking . 2020 IEEE Physical Assurance and Inspection of Electronics (PAINE), (), –.
[11] Xiang-Min Yang;Pei-Pei Chen;Hsiao-Yu Chiang;Chia-Chun Lin;Yung-Chih Chen;Chun-Yao Wang; (2022). LOOPLock 2.0: An Enhanced Cyclic Logic Locking Approach . IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, (), –.
[12] Rezaei, Amin; Shen, Yuanqi; Zhou, Hai (2020). [IEEE 2020 Design, Automation & Test in Europe Conference & Exhibition (DATE) - Grenoble, France (2020.3.9-2020.3.13)] 2020 Design, Automation & Test in Europe Conference & Exhibition (DATE) - Rescuing Logic Encryption in Post-SAT Era by Locking & Obfuscation. , (), 13–18.
[13] Tsai, I-Chun; Liu, Fang-Ru; Feng, Jianhua (2019). [IEEE 2019 IEEE International Conference on Electron Devices and Solid-State Circuits (EDSSC) - Xi'an, China (2019.6.12-2019.6.14)] 2019 IEEE International Conference on Electron Devices and Solid-State Circuits (EDSSC) - A Dominant Gate Insertion Algorithm Implementation for Logic Locking in IP Protection. , (), 1–3.
[14] Rathor, Vijaypal Singh; Sharma, G. K. (2019). A Lightweight Robust Logic Locking Technique to Thwart Sensitization and Cone Based Attacks. IEEE Transactions on Emerging Topics in Computing, (), 1–
[15] Zhou, Jingbo; Zhang, Xinmiao (2020). [IEEE 2020 IEEE International Symposium on Circuits and Systems (ISCAS) - Sevilla (2020.10.12-2020.10.14)] 2020 IEEE International Symposium on Circuits and Systems (ISCAS) - A New Logic-Locking Scheme Resilient to Gate Removal Attack. , (), 1–5.
[16] Chiang, Hsiao-Yu; Chen, Yung-Chih; Ji, De-Xuan; Yang, Xiang-Min; Lin, Chia-Chun; Wang, Chun-Yao (2019). LOOPLock: LOgic OPtimization based Cyclic Logic Locking. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, (), 1–1. 
[17] Juretus, Kyle; Savidis, Ioannis (2020). Increased Output Corruption and Structural Attack Resiliency for SAT Attack Secure Logic Locking. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, (), 1–1.
[18] Limaye, Nimisha; Kalligeros, Emmanouil; Karousos, Nikolaos; Karybali, Irene G.; Sinanoglu, Ozgur (2020). Thwarting All Logic Locking Attacks: Dishonest Oracle with Truly Random Logic Locking. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, (), 1–1.

Keywords :

        Cube Stripper, Digital Circuits, Locking Technique.